



Fig. 1



BEST AVAILABLE COPY






Fig.




Fig. ⁷






Fig. 5



-ig. 6



(J.,

Fig. 7




Fig. 8






Fig. 9

¥i




ari .

Fig. 10




ig. 11



41.

Fig. 12





25 P

Fig. 13

10/510553 ω TxB RxB RxA ``≿ 5 Xtal1B 16 CDDL_InA CDDL_Out2A AFC_Cap Anin10 48 AGC_Cap DGND Digital Vcc Analogue Vcc Control Registers **Bit Detector** (RF, Sensors) PowerUpReset(Digital Bit Processing (CRC, Scrambing, FEC, Receive Correlation) FIFO 34 Microcontroller Microcontroller Inteface Managament 36 37 REST AVAILABLE COPY

....





REST AVAILABLE COPY